

Artemis Veizi

aveizi@stanford.edu | (703) 462-0980 | [linkedin.com/in/artemisveizi](https://www.linkedin.com/in/artemisveizi)

EDUCATION	Stanford University Expected Dec 2027 M.S. Computer Science (Artificial Intelligence) GPA: 4.225/4.0 Coursework: AI Measurement Science, Continuous Mathematical Methods for ML, Algorithmic Fairness
	Princeton University Class of 2023 B.S.E. Electrical and Computer Engineering (Computer Systems) GPA: 3.81/4.0 Senior Thesis: "ML for Network Optimization: Buffer Sizing via Reinforcement Learning" Advised by Dr. Maria Apostolaki Honors: G. David Forney Jr. Thesis Prize, Sigma Xi, magna cum laude
SKILLS	<i>Languages & Frameworks:</i> Python, C++, C, PyTorch, Hugging Face Transformers, TensorFlow, scikit-learn, NumPy, pandas, Jupyter <i>AI/ML:</i> reinforcement learning, constrained optimization, on-device learning, quantitative model evaluation, statistical anomaly detection, LLM benchmarking, probabilistic modeling
RESEARCH & PROJECTS	Person-Fit Statistics as a Black-Box Detector for LLM Sandbagging on Hazardous-Capability Benchmarks — Detected deliberate LLM underperformance on WMDP via Rasch IRT person-fit statistics; validated on AISI model organisms with leave-one-model-out refits and exact permutation tests. Cold-Start Predictive Evaluation on AI Benchmarks — Predicted per-item LLM correctness on unseen questions via LLM-as-judge categorization, online Platt calibration, and hierarchical Bayesian shrinkage (−0.60 log-loss, 0.70 AUC-ROC). Bayesian Marathon Time Prediction — Hierarchical Bayesian model producing posterior finish-time distributions from individual training logs.
EXPERIENCE	Apple, Inc. Silicon Engineering Group Cupertino, CA <i>Silicon Validation Engineer</i> August 2023–Present - Developed ML pipeline combining on-device simulated annealing with off-device reinforcement learning for silicon validation; extended optimization tool across multiple test platforms. Presented in an Apple internal research forum; achieved 92% average reduction in bug reproduction time-to-failure, significantly expediting validation workflows. - Designed and implemented quantitative evaluation frameworks for validation data, applying statistical methods to detect measurement inconsistencies and optimize test coverage.
	<i>Silicon Validation Engineering Intern</i> May 2022–August 2022 - Implemented and evaluated warm-start & other improvements for on-device optimization algorithm, reducing memory requirements for resource-constrained embedded deployment. - Built Python data processing pipeline for SoC performance data analysis and anomaly detection.
	<i>Silicon Validation Engineering Intern</i> June 2020–May 2021 Designed and implemented a lightweight simulated annealing algorithm in C for resource-constrained embedded environments, targeting SoC performance counters to optimize validation workloads.
EXTRA–CURRICULAR ACTIVITIES	<i>Co-Founder & Co-Chair</i> , Early Career Professionals at Apple (2023–2025) <i>Lab Teaching Assistant</i> , ECE302: Robotic and Autonomous Systems Lab (2023) Princeton Varsity Women's Lightweight Rowing, D1 (2018–2023) National Champions (2022, 2023), IRA All-Academic Team (2022, 2023) <i>Writing Center Fellow</i> , Princeton University Writing Center (2019–2022)
INTERESTS	Albanian (first language), French (fluent), billiards, road cycling, trail running, sourdough.